**Abstract**— In this paper a new low voltage mixed-mode multiphase quadrature oscillator employing a single fully differential second generation current conveyor, two resistors and two grounded capacitors is proposed. The proposed circuit provides two quadrature voltage outputs and three quadrature current outputs simultaneously. In addition, the proposed circuit has been made load insensitive so that it is capable of providing high output impedance current outputs without using additional current followers. Moreover, the proposed circuit of load insensitive quadrature oscillator provides four phase current outputs and two voltage outputs, simultaneously. Non ideal study is also included. Both the proposed circuits enjoy low active and passive sensitivities. This paper further presents an active-C multiphase oscillator with a single FDCCII and two grounded capacitors. The proposed structures are suitable for low voltage applications. Simulation results using PSPICE program on cadence tool are included.

**Index Terms**— Mixed-mode, FDCCII, Quadrature oscillator.

*Original Research Paper*  
DOI: 10.7251/ELS1620036M

I. INTRODUCTION

Quadrature oscillators play an important role in the field of communication and instrumentation systems as they provide two or more sinusoids signals with 90° phase difference. Multi-phase oscillators are an inimitable case of quadrature oscillators. They are also used in many areas of electrical engineering, signal processing, and measurement. The realizations of quadrature oscillators using different variation of current conveyors have received significant attention due to their numerous advantages. Therefore, a number of voltage/current/mixed mode quadrature oscillators using current conveyor and its different variations have been reported in the literature [1]–[19], [22]–[26]. However, these reported circuits suffer from the one or more limitations as follows

- Use of more than one active element [2]–[4], [6]–[8], [10], [12]–[18], [19], [22]–[24], [26].
- Excessive use of passive components [3], [4], [6], [8]–[10], [12], [14]–[18], [19], [25].
- Non-availability of three or four quadrature current outputs and two quadrature voltage outputs simultaneously [2]–[7], [9]–[11], [13]–[19], [24]–[26].

In this paper, a new low voltage mixed-mode multi-phase oscillator (MPO) circuit using single fully differential second generation current conveyor (FDCCII), two resistors and two grounded capacitors is presented. The proposed circuit offers two quadrature voltage outputs and three quadrature current outputs simultaneously. In addition, the proposed circuit is made to provide four phase load insensitive current outputs with two phase voltage outputs from the same configuration. Moreover, this paper explores another oscillator, namely the active-C MPO which also has the same features as the previous proposed structures with the added advantage of resistorless realization. A comparison study with existing relevant works has been given in Table I.

II. PROPOSED MIXED-MODE MULTI PHASE OSCILLATOR

In 2005, the fully differential second generation current conveyor (FDCCII) is reported to improve the dynamic range in mixed-mode applications where fully differential signal processing is required [20]. The CMOS implementation of FDCCII is shown in Fig. 1. Additional current output terminals (−Z+ and −Z−) can also be obtained by adding extra current mirrors at the Z+ and Z− terminals respectively. The fully differential input voltages from the Y terminals are conveyed to the X terminals and the currents from the X terminals are conveyed to the Z terminals. Using standard notations, the terminals relationship of an ideal FDCCII can be characterized as
**TABLE I: COMPARISON WITH OTHER EXISTING RELEVANT WORKS**

<table>
<thead>
<tr>
<th>Refs.</th>
<th>Single Active Element Based Structure</th>
<th>Active Element Used</th>
<th>No. of Passive Components</th>
<th>No. of Available Current Outputs</th>
<th>No. of Available Voltage Outputs</th>
<th>Power Supply Used</th>
<th>Designed Frequency Of Oscillation</th>
<th>Technology Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>No</td>
<td>CC</td>
<td>4</td>
<td>0</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>No</td>
<td>OTA</td>
<td>3</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>300KHz</td>
<td>NA</td>
</tr>
<tr>
<td>7</td>
<td>No</td>
<td>OTA</td>
<td>2</td>
<td>0</td>
<td>4</td>
<td>NA</td>
<td>10KHz</td>
<td>NA</td>
</tr>
<tr>
<td>9</td>
<td>No</td>
<td>DVCC</td>
<td>4/6</td>
<td>1</td>
<td>1</td>
<td>±2.5V</td>
<td>1.127MHz</td>
<td>0.35µm</td>
</tr>
<tr>
<td>10</td>
<td>No</td>
<td>CDTA</td>
<td>6</td>
<td>2</td>
<td>0</td>
<td>NA</td>
<td>1MHz</td>
<td>0.5 µm</td>
</tr>
<tr>
<td>11</td>
<td>Yes</td>
<td>FDCCII</td>
<td>5</td>
<td>2</td>
<td>3</td>
<td>NA</td>
<td>15.9KHz</td>
<td>NA</td>
</tr>
<tr>
<td>13</td>
<td>No</td>
<td>DDCC</td>
<td>5</td>
<td>0</td>
<td>2</td>
<td>±2.5V</td>
<td>649KHz</td>
<td>0.5µm</td>
</tr>
<tr>
<td>14</td>
<td>No</td>
<td>CCII</td>
<td>10</td>
<td>0</td>
<td>3</td>
<td>±10V</td>
<td>50KHz</td>
<td>NA</td>
</tr>
<tr>
<td>16</td>
<td>No</td>
<td>DVCC</td>
<td>5</td>
<td>4</td>
<td>0</td>
<td>±2.5V</td>
<td>1MHz</td>
<td>0.5µm</td>
</tr>
<tr>
<td>17</td>
<td>No</td>
<td>OPA</td>
<td>5</td>
<td>0</td>
<td>4</td>
<td>NA</td>
<td>10KHz</td>
<td>NA</td>
</tr>
<tr>
<td>18</td>
<td>Yes</td>
<td>DO-CIBA</td>
<td>5/6</td>
<td>0</td>
<td>4</td>
<td>NA</td>
<td>1MHz</td>
<td>NA</td>
</tr>
<tr>
<td>22</td>
<td>No</td>
<td>CCCII</td>
<td>2</td>
<td>4</td>
<td>2</td>
<td>±2.5V</td>
<td>140KHz</td>
<td>NA</td>
</tr>
<tr>
<td>23</td>
<td>No</td>
<td>DCCII</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>±2.5V</td>
<td>4.15MHz</td>
<td>NA</td>
</tr>
<tr>
<td>24</td>
<td>No</td>
<td>DXCCII</td>
<td>4</td>
<td>0</td>
<td>2</td>
<td>±2.5V</td>
<td>24.93MHz</td>
<td>0.5µm</td>
</tr>
<tr>
<td>25</td>
<td>Yes</td>
<td>FDCCII</td>
<td>5</td>
<td>0</td>
<td>4</td>
<td>±3.3V</td>
<td>15.9MHz</td>
<td>0.35µm</td>
</tr>
<tr>
<td>26</td>
<td>No</td>
<td>FDCCII</td>
<td>4</td>
<td>0</td>
<td>3</td>
<td>±3V</td>
<td>159KHz</td>
<td>0.35µm</td>
</tr>
</tbody>
</table>

**Proposed** | Yes | FDCCII | 4 | 4 | 2 | ±1V | 15.92MHz | 0.18 µm


\[
V_{x+} = V_{y3} + V_{y1} - V_{y2}, \quad V_{x-} = V_{y4} - V_{y3} + V_{y2} \quad (1)
\]

\[
I_{Z1+} = I_{Z2+} = I_{Z3+} = I_{x+}, \quad I_{Z1-} = I_{Z2-} = I_{Z3-} = -I_{x-},
\]
\[
I_{Z1+} = I_{x+}, \quad I_{Z1-} = -I_{x-} \quad (2)
\]

![Fig. 1. The CMOS implementation of FDCCII [20]](image)

The proposed mixed-mode MPO is shown in Fig. 2. The proposed circuit employs single FDCCII, two resistors and two grounded capacitors. The analysis of this circuit using (1) and (2) yields the following characteristic equation

\[
s^2 + \left( \frac{1}{R_2C_1} \frac{1}{R_2C_1} + \frac{1}{R_2R_1C_1C_2} \right) = 0 \quad (3)
\]

The frequency of oscillation (FO) and the condition of oscillation (CO) can be obtained as:

\[
\text{FO: } \omega_o = \left( \frac{1}{C_1C_2R_1R_2} \right)^{\frac{1}{2}} \quad (4)
\]

\[
\text{CO: } R_1 \leq R_2 \quad (5)
\]

The two quadrature voltage outputs \( V_{O1} \) and \( V_{O2} \) and three quadrature current outputs \( I_{O1}, I_{O2} \) and \( I_{O3} \) of the proposed circuit, depicted in Fig. 2, are related as...
\[ V_{01} = -j\omega C_2 R_1 V_{02} \]  
\[ I_{03} = -j\omega C_1 R_1 I_{02}, \quad I_{01} = I_{04} \]  
\[ I_{03} = -j\omega C_1 R_1 I_{02}, \quad I_{01} = I_{04} \]

It is to be observed from (6) and (7) that the proposed circuit is capable to realize three quadrature current outputs \((I_{01}, I_{02} \text{ and } I_{03})\) and two quadrature voltage outputs \((V_{01} \text{ and } V_{02})\), simultaneously.

Further, the proposed mixed-mode MPO shown in Fig. 2 is made load insensitive to provide high output impedance current outputs without using additional current followers by adding extra Z terminals as shown in Fig. 3.

\begin{align*}
V_{02} &= -j\omega C_1 R_1 V_{02} \\
I_{03} &= -j\omega C_1 R_1 I_{02}, \quad I_{01} = I_{04}
\end{align*}

The proposed circuit of Fig. 3 now provides four load insensitive quadrature current outputs and two quadrature voltage outputs simultaneously. The four quadrature current outputs \((I_{01}, I_{02}, I_{03} \text{ and } I_{04})\) and two quadrature voltage outputs \((V_{01} \text{ and } V_{02})\) of the proposed circuit, depicted in Fig. 3, are now related as

\[ I_{03} = -j\omega C_1 R_1 I_{02}, \quad I_{01} = I_{04}, \quad I_{03} = -I_{04} \]  
\[ V_{01} = -j\omega C_1 R_1 V_{02} \]

### III. Non-Ideal Study

Taking the non-idealities of the FDCCII into account, the relationship of the voltages and currents can be rewritten as

\begin{align*}
V_{x_1} &= \beta_1 V_{y_1} - \beta_2 V_{y_2} + \beta_3 V_{y_3}, \quad V_{x_-} = \beta_6 V_{y_4} - \beta_4 V_{y_1} + \beta_5 V_{y_2} \\
I_{x_1} &= \alpha_1 I_{x_+}, \quad I_{x_-} = \alpha_2 I_{x_+}, \quad I_{z_1} = \alpha_3 I_{x_+}, \quad I_{z_-} = -\alpha_4 I_{x_-}
\end{align*}

The parameters \(\beta_k(s)\) where, \(j = 1, 2, 3, 4, 5, 6\) and \(\alpha_k(s)\) for \(k = 1, 2, 3, 4\) are the voltage and current transfer gains from Y terminals to X terminals. These transfer gains differ from unity by the voltage and current tracking errors of the FDCCII. More specifically, \(\beta_k = (1-\varepsilon_k)\) and \(\alpha_k = (1-\delta_k)\), where \(\varepsilon_2\) is the voltage tracking error of the FDCCII and \(\delta_3\) is the current tracking error of the FDCCII. Note that the voltage and current transfer gains \((\beta_k(s) \text{ and } \alpha_k(s))\) in the ideal case are equal to unity. The circuits of Fig. 2 and Fig. 3 are reanalyzed using (10) and (11). The modified characteristic equation is given as

\[ s^2 + s \left( \frac{\beta_1 \beta_2}{R_2 C_1} \right) + \frac{\alpha_1 \alpha_2 \beta_2}{R_2 R_1 C_1 C_2} = 0 \]

The modified frequency of oscillation and the condition of oscillation can be obtained as:

\[ FO: \quad \omega_0 = \sqrt{\left( \frac{\alpha_1 \alpha_2 \beta_2}{R_2 R_1 C_1 C_2} \right)} \]
\[ CO: \quad R_2 \alpha_2 \leq R_1 \alpha_1 \]

The active and passive sensitivities with respect to \(\omega_0\) are given as follows

\[ S_{\omega_0}^a = -S_{\omega_0}^b = \frac{1}{2} \left( S_{\omega_0}^a \right) \]

Equation (15) shows that all the active and passive sensitivities with respect to \(\omega_0\) are less than unity in magnitude.

### IV. Simulation Results

The performance of the proposed mixed-mode MPO is verified using PSPICE with 0.18μm process CMOS parameters. The supply voltages and currents are \(V_{DD} = -V_{SS} = 1 \text{ V}, \quad V_{DD} = V_{SS} = 0 \text{ V}, \quad I_B = 1.34 \text{ mA} \) and \(I_{SB} = 1.12 \text{ mA}\). The proposed mixed-mode MPO circuit is designed using equal values of resistors and capacitors i.e \(R_1 = R_2 = 1 \text{ k}\Omega, C_1 = C_2 = 10 \text{ pF}\). The theoretical frequency of oscillation is 15.92 MHz. The simulated frequency of oscillation is found to be 15.56 MHz which is close to the designed value. The simulated results for the three current outputs and two voltage outputs are shown in Fig. 4 and Fig. 5.

![Fig. 4. Three quadrature current outputs at 15.92 MHz.](image.png)

The Fourier spectrum of the output waveforms of Fig. 4 and Fig. 5 are shown in Fig. 6 and Fig. 7, respectively.
Similarly, the load insensitive MPO circuit of Fig. 3 is
designed for the same frequency of oscillation with the
passive components values as $R_1 = R_2 = 1$ kΩ, $C_1 = C_2 = 10$
pF.

![Fig. 5. Two quadrature voltage outputs at 15.92 MHz](image)

The simulated four current output waveforms and two
voltage output wave forms are shown in Fig. 8 and Fig. 9.

![Fig. 8. Four quadrature current outputs at 15.92 MHz](image)

The Fourier spectrum of the output waveforms are shown
in Fig. 10 and Fig. 11.

![Fig. 10. Fourier spectrums of current outputs](image)

Moreover, the X-Y plots are also shown in Fig. 12 (a)-(e)
to verify the quadrature relationships between four current
outputs and two voltage outputs.

![Fig. 11. Fourier spectrums of the voltage outputs](image)
In this section, the proposed MPO of Fig. 3 is made resistorless by replacing the grounded resistor with the two n-MOS transistor based grounded resistor [21] and by replacing the floating resistor with the single n-MOS transistor biased in the triode region. The proposed active-C MPO is shown in Fig. 13.

![Proposed active-C MPO](image)

Fig. 13. Proposed active-C MPO

The frequency of oscillation and the condition of oscillation for the proposed active-C MPO can be given as

\[
\omega_o = \left( \frac{1}{C_1 C_2 R_{MOS1} R_{MOS2}} \right)^{1/2}
\]  

\[
C_0 : \quad R_{MOS1} \leq R_{MOS2}
\]  

where, \( R_{MOS1} \) is the equivalent resistance of the n-MOS transistors (\( M_{R2} \) and \( M_{R3} \)) in Fig. 13 and is given by

\[
R_{MOS1} = \left[ 2\mu C_{ox} \left( \frac{W}{L} \right) (V_{C2} - V_T) \right]^{-1}
\]
$R_{MOS2}$ is the equivalent resistance of the n-MOS transistor (M81) in Fig. 13 and is given by

$$R_{MOS2} = \left[ \mu C_{OX} \left( \frac{W}{L} \right) (V_{C1} - V_T) \right]^{-1} \tag{19}$$

where, $\mu$, $C_{OX}$, $V_T$, $W$ and $L$ are the carrier mobility, gate capacitance per unit area, threshold voltage, channel width and the length of n-MOS.

The active-C MPO of Fig. 13 was simulated and designed for frequency 15.92MHz. The transistor aspect ratios for the MOS based electronic resistors are selected as $(W/L)_{MR1} = 28.8\mu m/0.18\mu m$, $(W/L)_{MR2} = (W/L)_{MR3} = 14.4\mu m/0.18\mu m$ and capacitors values are selected as $C_1 = C_2 = 10pF$. The frequency of oscillation for the proposed circuit is tuned to 15.92MHz by selecting the control voltages as $V_{C1} \equiv V_{C2} = -V_C = 0.91$. The four current and two voltage quadrature outputs are shown in Fig. 14 and Fig. 15, respectively.

Fig. 14. Four quadrature current outputs at 15.92 MHz

Fig. 15. Two quadrature voltage outputs at 15.92 MHz

The obtained results validate the active-C MPO realization. In order to further support the practical utility of active-C MPO, the control voltage ($V_{C1} \equiv V_{C2} = V_C$ ) was varied so as to vary the FO. Fig. 16 shows the tuning of frequency of oscillation with the control voltages. Both theoretical and simulated FO is found to be close to each other.

![Variation of FO with control voltage](image)

Fig. 16. Variation of FO with control voltage

VI. CONCLUSION

In this paper, a new single FDCCII based low voltage mixed-mode MPO realizing three quadrature current outputs and two quadrature voltage outputs has been proposed. The proposed circuit employs two resistors and two grounded capacitors. Moreover, a load insensitive MPO is also presented. The load insensitive circuit enjoys high impedance current outputs with no additional current followers. The active and passive sensitivities are not more than unity. By employing FDCCII, MOS based active resistors and two grounded capacitors, a new active-C MPO is also realized. All the proposed circuits are operated at low voltage power supply therefore suitable for low voltage applications. PSPICE simulation results on cadence tool have verified the workability of the circuits.

REFERENCES


